Senior Analog IC-Design Engineer
At Philips Research a project is ongoing for the design of a mixed-signal IC for biomedical applications.
The SOI-CMOS IC includes analog, digital and mixed-signal circuits. The candidate will contribute to thedesign of this IC.
The candidate must meet the following minimum requirements:
- At least five years of experience in analog circuit design, simulation and layout using Cadence. Designing circuits such as amplifiers, buffers, current sources, etc.
-Understanding of CMOS technologies in general: working with design rules, understanding process specification documents.
-Creating simulation test-benches for dc, ac, transient simulations using ADE-L and ADE-XL.
-Understanding low-noise analog circuit design.
-Familiar with CMOS technologies at various technology nodes such as 180nm to 40nm.
-Experience with SOI-CMOStechnologies is beneficial.
-Basic knowledge of MatLab. Experience with Cadence-MatLab co-simulation is a plus.
-Experience with full-custom IC layout design using Cadence tools Virtuoso, Layout-XL, DRC and LVS.
-Understanding and implementing layout techniques such as symmetry and shielding.
-Creating layout designs according to a floorplan.
-Basic understanding of Unix.
-Team player: daily interaction with designteam.
-Reporting progress and issues.
-Fluent in English.
-Experience with mixed-signal design and verification using AMS is a plus.
-Basic knowledge of digitaldesign / Encounter is beneficial.