With the exception of independent contractors, applicants for this role will be engaged through Randstad company. When making this application your details will be automatically shared with Randstad company for registration with them, who may also contact you about other opportunities with other clients.

Philips

Digital ASIC Team Lead

Posted Feb 2, 2024
Project ID: PHILJP00026274
Location
Eindhoven, Hybrid
Hours/week
40 hrs/week
Timeline
2 years
Starts: Mar 1, 2024
Ends: Feb 28, 2026
Payrate range
5250 - 6250 €/hr

Digital ASIC Team Lead

Lead a team of digital design engineers in the development of mixed-signal Application-Specific ICs (ASICs) for biomedical applications at Philips Medical Systems. Collaborate closely with analog and mixed-signal teams to deliver innovative solutions for sensor interfacing functions with significant digital content.

Responsibilities:

  • Manage digital design team to ensure timely delivery of fully verified ASICs for tape out.

  • Lead front-end, back-end, and verification engineers while contributing technically to the design.

  • Capture design requirements and specify designs as needed.

  • Improve existing designs where necessary.

  • Oversee verification activities including test plan development and testbench construction.

  • Specify, evaluate, and integrate IP blocks such as memories, BIST engines, and SerDes functions.

  • Collaborate with analog and mixed-signal teams and support system verification.

  • Utilize Cadence design tools effectively.

  • Report progress and issues to project leaders and customers.

Requirements:

  • University Degree (Master’s or Bachelor’s) in Electrical Engineering with a minimum of five years of experience in digital ASIC design.

  • Proven track record in SoC design covering all phases of the flow.

  • Expertise in ASIC realization of DSP algorithms and functions for sensor interfacing applications.

  • Deep understanding of modern digital design techniques and tools including VHDL/Verilog/SystemVerilog/UVM, DFT, and FPGA prototyping.

  • Preferably familiar with Cadence design tools.

  • Strong grasp of verification challenges and support for verification closure.

  • Basic knowledge of Mentor Graphics HDL Designer, Questasim, and Cadence Virtuoso beneficial.

Similar projects

+ Search all projects